SPLL950SB Search Results

SPLL950SB Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
FSPLL870SA Abstract: FSPLL950SA SPLL121SA Text: INTEGRATED FREQUENCY FREQUENCY INTEGRATED SYNTHESIZERS SYNTHESIZERS Click on package to view outline drawing 124SL FREQUENCY RANGE MHz DC BIAS REQUIREMENTS STEP SIZE (KHz) Vcc1 & 2 (Volts) OUTPUT POWER CURRENT Max. (mA) dBm SETTLING TIME Tolerance (dB) (mSec)	Original	PDF	124SL KHz/100 LMX2320 LMX2325 LMX2332A 124SL FSPLL870SA FSPLL950SA SPLL121SA
SPLL121SA Abstract: SPLL950SB SPLL41SA SPLL139SA Text: INTEGRATED FREQUENCY SYNTHESIZERS INTEGER PLL FREQUENCY RANGE MHz DC BIAS REQUIREMENTS STEP SIZE (KHz) 197 124SL Vcc1 & 2 (Volts) OUTPUT POWER CURRENT Max. (mA) dBm SETTLING TIME Tolerance (dB) (mSec) TYPICAL PHASE NOISE dBc/Hz Offset at 10 KHz/100 KHz TYPICAL	Original	PDF	124SL KHz/100 LMX2320 LMX2325 ADF4113 124SL SPLL121SA SPLL950SB SPLL41SA SPLL139SA
SPLL950SB Abstract: SPLL121SA Text: INTEGRATED FREQUENCY SYNTHESIZERS 124SL FREQUENCY RANGE MHz DC BIAS REQUIREMENTS STEP SIZE (KHz) Vcc1 & 2 (Volts) OUTPUT POWER CURRENT Max. (mA) dBm SETTLING TIME Tolerance (dB) (mSec) 198 197 TYPICAL PHASE NOISE dBc/Hz Offset at 10 KHz/100 KHz TYPICAL HARMONIC	Original	PDF	124SL KHz/100 35size LMX2320 LMX2325 LMX2332A 124SL SPLL950SB SPLL121SA
SPLL41SA Abstract: SPLL121SA Text: INTEGRATED FREQUENCY SYNTHESIZERS INTEGER PLL FREQUENCY RANGE MHz DC BIAS REQUIREMENTS STEP SIZE (KHz) 197 124SL Vcc1 & 2 (Volts) OUTPUT POWER CURRENT Max. (mA) dBm SETTLING TIME Tolerance (dB) (mSec) TYPICAL PHASE NOISE dBc/Hz Offset at 10 KHz/100 KHz TYPICAL	Original	PDF	124SL KHz/100 LMX2325 LMX2332A ADF3114 124SL SPLL41SA SPLL121SA
SPLL121SA Abstract: No abstract text available Text: INTEGRATED FREQUENCY SYNTHESIZERS 124S SURFACE-MOUNT FREQUENCY RANGE STEP SIZE MHz (KHz) 124SL OUTPUT POWER DC BIAS REQUIREMENTS Vcc1 & 2 (Volts) CURRENT Max. (mA) dBm SETTLING TIME Tolerance (dB) (mSec) 198 197 TYPICAL PHASE NOISE dBc/Hz Offset at 10 KHz/100 KHz	Original	PDF	124SL KHz/100 -20oC LMX2320 LMX2325 SPLL121SA
SPLL121SA Abstract: No abstract text available Text: Click Package To View Outline Drawing INTEGRATED FREQUENCY FREQUENCY INTEGRATED SYNTHESIZERS SYNTHESIZERS 124SL FREQUENCY RANGE MHz DC BIAS REQUIREMENTS STEP SIZE (KHz) Vcc1 & 2 (Volts) OUTPUT POWER CURRENT Max. (mA) dBm SETTLING TIME Tolerance (dB) (mSec)	Original	PDF	124SL KHz/100 LMX2320 LMX2325 LMX2332A 124SL SPLL121SA
hp 502 Abstract: hp502 CLP-202 K705 k706 738s K714 ir p924 k734 SMD-C3 Text: o._8 8 OPPÖÖO 7 7 7 oooo 7777777777777777777777777777777777777777 71T’ 7,\|71717, Tl71717171711n717171T7,717, T171717, 7171T,7î T,T,T,T o , ' \ • 'm o œ œ c n r o o ) u i m u i u i u i u i u i M N i r o N ) O O O Q O O ü - * o o Q Q O ,n x !r? ; ^ ;i'- - iO > c n A 0 3 î \s - i a > ''J O > A O > fo -k o>iro-‘ O C i> a » A c 3 N > -* O O ü iA c 3 N > -* '	OCR Scan	PDF	Tl71717171711 171T7 T171717, 7171T hp 502 hp502 CLP-202 K705 k706 738s K714 ir p924 k734 SMD-C3
SPLL950SB Abstract: SPLL-12 Text: INTEGRATED FREQUENCY SYNTHESIZERS S um fac e-M o u n t 190 124S FREQUENCY RANGE DC BIAS REQUIREMENTS STEP SIZE Vcc1 8c 2 Volts OUTPUT POWER CURRENT Max. (mA) 198 197 SETTLING TIME dBm Tolerance (dB) (mSec) TYPICAL PHASE NOISE dBc/Hz Offset at 10 KHz/100 KHz	OCR Scan	PDF	KHz/100 SPLL950SB SPLL-12