Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    QL8325 Search Results

    SF Impression Pixel

    QL8325 Price and Stock

    QuickLogic Corporation QL8325-8PTN280C

    FPGA, 1536 CLBS, 320640 GATES, PBGA280
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Quest Components QL8325-8PTN280C 16
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    QL8325 Datasheets (22)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    QL8325 Unknown LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM Original PDF
    QL8325-7PQ208C QuickLogic Eclipse-II Family Original PDF
    QL8325-7PQ208C QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-7PQ208I QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-7PQ208M QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-7PS484C QuickLogic Eclipse II Family Original PDF
    QL8325-7PS484C QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-7PS484I QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-7PS484M QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-7PT280C QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-7PT280C QuickLogic Eclipse II Family Original PDF
    QL8325-7PT280I QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-7PT280M QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-8PQ208C QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-8PQ208I QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-8PQ208M QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-8PS484C QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-8PS484I QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-8PS484M QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF
    QL8325-8PT280C QuickLogic Low power FPGA combining performance, density, embedded RAM. Original PDF

    QL8325 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: Eclipse II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: Eclipse II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks


    Original     		PDF

    asynchronous fifo vhdl

    Abstract: 8 BIT ALU design with verilog/vhdl code full subtractor using ic 74138 74139 for bcd to excess 3 code vhdl code for 8bit bcd to seven segment display 32 BIT ALU design with verilog/vhdl code 74594 16 BIT ALU design with verilog/vhdl code B1516 RAM1024
    Text: QuickWorks User Manual with SpDE Reference Release 2009.2.1 Contact Information QuickLogic Corporation 1277 Orleans Drive Sunnyvale, CA 94089 Phone: (408) 990-4000 (US) (905) 940-4149 (Canada) +(44) 1932-57-9011 (Europe) +(852) 2567-5441 (Asia) E-mail: [email protected]


    Original     		PDF

    TFBGA196

    Abstract: 110C LVCMOS25 QL8025 QL8050 QL8150 QL8250 QL8325 QL6250E OA47
    Text: Eclipse II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks


    Original     		PDF

    Eclipse II Family

    Abstract: No abstract text available
    Text: Eclipse II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: Eclipse-II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks


    Original     		PDF

    Eclipse II Errata

    Abstract: eclipse ii PQ208 PT280 QL8025 QL8050 QL8150 QL8250 QL8325 ql8325-6
    Text: Eclipse II Devices Errata • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM This document identifies all known bugs for the Eclipse II family devices as of the date printed at the end of this document. Each issue is numbered, named and tracked individually. A severity level is also


    Original     		PDF

    82551ER

    Abstract: intel LOM eeprom programming PXA27x mini pci to pci 82562EZ QL5822 QL8150 QL8325 PCI to mini PCI converter 82551QM
    Text: 82551ER in an Intel PXA27X-Based System Application Note May 2006 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS


    Original     		PDF 82551ER PXA27X-Based com/design/network/applnots/ap434 82551ER? PXA27X-Based Controller--PXA27X-Based intel LOM eeprom programming PXA27x mini pci to pci 82562EZ QL5822 QL8150 QL8325 PCI to mini PCI converter 82551QM

    QL6325E

    Abstract: LVCMOS25 QL6250E QL8025 QL8025-7PV100C QL8050 QL8150 QL8250 QL8325 OA47
    Text: Eclipse-II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks


    Original     		PDF 11ight. QL6325E LVCMOS25 QL6250E QL8025 QL8025-7PV100C QL8050 QL8150 QL8250 QL8325 OA47

    Untitled

    Abstract: No abstract text available
    Text: Eclipse II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks


    Original     		PDF

    TFBGA196

    Abstract: LVCMOS25 QL6250E QL6325E QL8025 QL8025-7PV100C QL8050 QL8150 QL8250 QL8325
    Text: Eclipse-II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks


    Original     		PDF

    eclipse

    Abstract: QL8025 QL8050 QL8150 QL8250 QL8325
    Text: FOLSVH, DPLO\ 'DWD 6KHHW ‡‡‡‡‡‡ /RZ 3RZHU )3*$ &RPELQLQJ 3HUIRUPDQFH 'HQVLW\ DQG (PEHGGHG 5$0 'HYLFH +LJKOLJKWV $GYDQFHG &ORFN 1HWZRUN ‡ Multiple dedicated Low Skew Clock )OH[LEOH 3URJUDPPDEOH /RJLF ‡ 0.18 µ, six layer metal CMOS process ‡ 1.8 V Vcc, 1.8/2.5/3.3 V drive capable I/O


    Original     		PDF

    110C

    Abstract: LVCMOS25 QL8025 QL8050 QL8150 QL8250 QL8325 OA47
    Text: Eclipse II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: Eclipse II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks


    Original     		PDF