Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    HIGIG PROTOCOL OVERVIEW Search Results

    HIGIG PROTOCOL OVERVIEW Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    P82530-6 Rochester Electronics LLC Multi Protocol Controller, 2 Channel(s), 0.1875MBps, NMOS, PDIP40, DIP-40 Visit Rochester Electronics LLC Buy
    D82530-6 Rochester Electronics LLC Multi Protocol Controller, 2 Channel(s), 0.1875MBps, NMOS, CDIP40, DIP-40 Visit Rochester Electronics LLC Buy
    D8274 Rochester Electronics LLC Multi Protocol Controller, 2 Channel(s), 0.107421875MBps, NMOS, CDIP40, DIP-40 Visit Rochester Electronics LLC Buy
    LD8274 Rochester Electronics LLC Multi Protocol Controller, 2 Channel(s), 0.107421875MBps, HMOS, CDIP40, DIP-40 Visit Rochester Electronics LLC Buy
    P82530 Rochester Electronics LLC Multi Protocol Controller, 2 Channel(s), 0.125MBps, NMOS, PDIP40, DIP-40 Visit Rochester Electronics LLC Buy

    HIGIG PROTOCOL OVERVIEW Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    higig specification

    Abstract: higig2
    Text: HiGig Ethernet MAC Page 1 of 2 Home > Products > Intellectual Property > Lattice IP Cores > HiGig Ethernet MAC HiGig MAC Overview The HiGig™ MAC transmits and receives data between a host processor and a HiGig™ / Ethernet network that enables networking customers to add features like quality of service QoS , port trunking,


    Original     		PDF

    "higig header"

    Abstract: higig specification higig protocol overview TN1154 cx4 to sma BCM56802 higig pause frame ir9216 BROADCOM higig2
    Text: LatticeSC/M Broadcom HiGig+ 12 Gbps Physical Layer Interoperability Over CX-4 August 2007 Technical Note TN1154 Introduction This technical note describes a physical layer HiGig+ 12 Gbps interoperability test between a LatticeSC/M device and the Broadcom BCM56802 network switch. The test was limited to the physical layer up to XGMII of the 10


    Original     		PDF TN1154 BCM56802 1-800-LATTICE "higig header" higig specification higig protocol overview TN1154 cx4 to sma higig pause frame ir9216 BROADCOM higig2

    higig specification

    Abstract: "higig header" BCM56800 bcm pause frame rdbgc0 higig protocol overview IR9216 broadcom bcm BCM0 BCM 10G
    Text: LatticeSC/M Broadcom XAUI/HiGig 10 Gbps Physical Layer Interoperability Over CX-4 August 2007 Technical Note TN1155 Introduction This technical note describes a physical layer 10-Gigabit Ethernet and HiGig 10 Gbps interoperability test between a LatticeSC/M device and the Broadcom BCM56800 network switch. The test was limited to the physical


    Original     		PDF TN1155 10-Gigabit BCM56800 1-800-LATTICE higig specification "higig header" bcm pause frame rdbgc0 higig protocol overview IR9216 broadcom bcm BCM0 BCM 10G

    higig protocol overview

    Abstract: 8 port Gigabit ethernet switch BCM5632 BCM5670 BCM8011 broadcom switch higig broadcom switch ethernet
    Text: BCM5670 BCM5670 8-PORT, 160 Gbps SWITCH FABRIC SUMMARY OF BENEFITS FEATURES • Eight 10-Gbps HiGig switch fabric ports • Nonblocking, 160-Gbps wire speed, backplane/switch fabric • • • • • • • System vendors can build high-performance, high-density


    Original     		PDF BCM5670 BCM5670 10-Gbps 160-Gbps BCM5632 5670-PB05-R higig protocol overview 8 port Gigabit ethernet switch BCM8011 broadcom switch higig broadcom switch ethernet

    CMIC

    Abstract: higig protocol overview BCM5632 BCM5671 BCM8011
    Text: BCM5671 BCM5671 4-PORT, 80-Gbps SWITCH FABRIC SUMMARY OF BENEFITS FEATURES • Four 10-Gbps HiGig switch fabric ports • Nonblocking, 80-Gbps wire speed backplane/switch fabric • System vendors can build high-performance, high-density Gigabit Ethernet LAN switches in several form factors.


    Original     		PDF BCM5671 BCM5671 80-Gbps 10-Gbps d5671 BCM5632 BCM8011. 5671-PB05-R CMIC higig protocol overview BCM8011

    broadcom switch

    Abstract: BCM5675 536-GE higig protocol overview BCM5464 BCM5670 BCM5673 BCM5695 BCM8703
    Text: BCM5675 BCM5675 8-PORT, 192-GBPS SWITCH FABRIC SUMMARY OF BENEFITS FEATURES • Eight 10-Gbps and 12-Gbps HiGig+ configurable switch • System vendors can build high-performance, high-density fabric ports • Nonblocking, 192-Gbps wirespeed, backplane/switch fabric


    Original     		PDF BCM5675 BCM5675 192-GBPS 10-Gbps 12-Gbps 5675-PB01-R broadcom switch 536-GE higig protocol overview BCM5464 BCM5670 BCM5673 BCM5695 BCM8703

    bcm56544

    Abstract: bcm56540 Broadcom b Broadcom 56540 BCM56540A0KFSB 10G serdes broadcom switch ethernet BCM56544A0KFSB block diagram of broadcom BCM56541A0KFSB
    Text: Broadcom B CM565 40 P re m i e r Met ro Eth e r n et Swi tch HIGH BANDWIDTH 1 GBE/10 GBE/40 GBE MULTILAYER ETHERNET SWITCH Overview The Broadcom BCM56540 is a high-bandwidth 1 GbE/10 GbE/40 GbE multilayer Ethernet switch designed for access and aggregation deployments.


    Original     		PDF CM565 GBE/10 GBE/40 BCM56540 56540-PB01-R bcm56544 Broadcom b Broadcom 56540 BCM56540A0KFSB 10G serdes broadcom switch ethernet BCM56544A0KFSB block diagram of broadcom BCM56541A0KFSB

    BCM56334

    Abstract: higig2 BCM56331 BCM5633
    Text: BCM56330 Brief 76 GBPS INTEGRATED MULTILAYER ETHERNET SWITCH FEATURES SUMMARY OF BENEFITS • Highly integrated 24-port 10/100/1000 Mbps Ethernet switch • Based on industry-leading and market-proven StrataXGS® IV • Up to four ports of 1-, 2.5-, or 10-Gigabit Ethernet GbE


    Original     		PDF BCM56330 24-port 10-Gigabit 13-GbE memorM56334 GbE/10 BCM56338 56330-PB01-R BCM56334 higig2 BCM56331 BCM5633

    BCM56338

    Abstract: BCM56330 BROADCOM BCM56330 BCM56338 full bcm*56330 higig2 higig broadcom switch ethernet Y1731 GBE Ethernet switch
    Text: BCM56330 Brief 76 GBPS INTEGRATED MULTILAYER ETHERNET SWITCH FEATURES • Highly integrated 24-port 10/100/1000 Mbps Ethernet switch device • Up to four ports of 1-, 2.5-, or 10-Gigabit Ethernet GbE uplink/stacking • HiGig2 stacking over 2.5-GbE (HiGig-Lite™) or 13-GbE


    Original     		PDF BCM56330 24-port 10-Gigabit 13-GbE GbE/10 BCM56338 56330-PB00-R BCM56338 BCM56330 BROADCOM BCM56330 BCM56338 full bcm*56330 higig2 higig broadcom switch ethernet Y1731 GBE Ethernet switch

    BCM95695R24X2S

    Abstract: higig2 BCM5697 higig protocol overview BCM5692 BCM5464R BCM5674 BCM5675 BCM8704 5-36GB
    Text: BCM5697 12-PORT GIGABIT ETHERNET STACKABLE LAYER 2+ SWITCH SUMMARY OF BENEFITS FEATURES • 12 10/100/1000-Mbps Ethernet ports with copper or fibre • Enables modular, scalable, and high-performance GbE switch connectivity • HiGig+ stacking port that runs at 10-Gbps or 12-Gbps


    Original     		PDF BCM5697 12-PORT 10/100/1000-Mbps 10-Gbps 12-Gbps BCM5697 BCM95695R24X2S 5697-PB00-R higig2 higig protocol overview BCM5692 BCM5464R BCM5674 BCM5675 BCM8704 5-36GB

    BCM56634

    Abstract: BCM56639 56638 BCM56630 BCM56636 Broadcom TCAM TCAM 2009 bcm5663 Broadcom BCM56638
    Text: BCM56630 Brief 112 Gbps MULTILAYER ETHERNET SWITCH SUMMARY OF BENEFITS FEATURES • Seventh Generation of Broadcom ® Switch Technology, supporting switching and routing • Nonblocking architecture, line rate for all packet sizes • Port configurations tailored for highly integrated modular


    Original     		PDF BCM56630 BCM56636 BCM56638 BCM56639 56630-PB00-R BCM56634 BCM56639 56638 BCM56630 BCM56636 Broadcom TCAM TCAM 2009 bcm5663 Broadcom BCM56638

    BCM5464

    Abstract: BCM5671 BCM5674 BCM5676 BCM5695 BCM8703 StrataXGS broadcom switch SERDES 10G
    Text: BCM5676 BCM5676 4-PORT, 96-GBPS SWITCH FABRIC SUMMARY OF BENEFITS FEATURES • Four 10-Gbps and 12-Gbps HiGig+ configurable switch • System vendors can build high-performance, high-density fabric ports • Nonblocking, 96-Gbps wirespeed, backplane/switch fabric


    Original     		PDF BCM5676 BCM5676 96-GBPS 10-Gbps 12-Gbps 5676-PB00-R BCM5464 BCM5671 BCM5674 BCM5695 BCM8703 StrataXGS broadcom switch SERDES 10G

    higig protocol overview

    Abstract: BCM5695 StrataXGS BCM5464 BCM5673 BCM5675 BCM5690 BCM8703 1000Mbps BCM569
    Text: BCM5695 MULTILAYER 12-PORT GIGABIT ETHERNET STACKABLE SWITCH SUMMARY OF BENEFITS FEATURES • 12 10/100/1000-Mbps Ethernet ports with copper or fibre • Enables modular, scalable, and high-performance GbE switch connectivity • HiGig+ stacking port that runs at 10-Gbps or 12-Gbps speeds


    Original     		PDF BCM5695 12-PORT 10/100/1000-Mbps 10-Gbps 12-Gbps BCM5695 BCM95695R24S 5695-PB01-R higig protocol overview StrataXGS BCM5464 BCM5673 BCM5675 BCM5690 BCM8703 1000Mbps BCM569

    BCM5464

    Abstract: BCM5673 BCM5675 BCM5690 BCM5695 BCM8703 higig protocol overview broadcom switch ethernet "on-chip packet buffer"
    Text: BCM5695 MULTILAYER 12-PORT GIGABIT ETHERNET STACKABLE SWITCH SUMMARY OF BENEFITS FEATURES • 12 10/100/1000-Mbps Ethernet ports with copper or fibre • Enables modular, scalable, and high-performance GbE switch connectivity • HiGig+ stacking port that runs at 10-Gbps or 12-Gbps speeds


    Original     		PDF BCM5695 12-PORT 10/100/1000-Mbps 10-Gbps 12-Gbps BCM5695 BCM95695R24S 5695-PB00-R BCM5464 BCM5673 BCM5675 BCM5690 BCM8703 higig protocol overview broadcom switch ethernet "on-chip packet buffer"

    BCM56520

    Abstract: BCM56524 higig2 802.1ah BCM56522 8021AS 802.1as BCM5652 broadcom switch ethernet "on-chip packet buffer"
    Text: BCM56520 Brief 108 GBPS INTEGRATED MULTILAYER ETHERNET SWITCH SUMMARY OF BENEFITS FEATURES • Seventh generation of Broadcom’s switching and routing • Highly integrated, purpose-built solution for: technology - Enterprise wiring closet, fixed stackable, and stand-alone


    Original     		PDF BCM56520 e00/1000 BCM56522 BCM56524 56520-PB00-R BCM56520 BCM56524 higig2 802.1ah BCM56522 8021AS 802.1as BCM5652 broadcom switch ethernet "on-chip packet buffer"

    higig2 frame format

    Abstract: "higig header" EZchip higig2 higig specification verilog code for spi4.2 to fifo higig pause frame marvell 618 datasheet pt36C 0x00900
    Text: LatticeSCM XAUI to SPI4.2 July 2008 Reference Design RD1033 Introduction The XAUI to SPI4.2 X2S4 Bridge reference design is a cost-effective system solution for bridging SPI4.2 based network processors and 10G/10G+ Ethernet switching devices. On the XAUI side, the X2S4 optionally supports the


    Original     		PDF RD1033 10G/10G+ 12Gbps RD1033. higig2 frame format "higig header" EZchip higig2 higig specification verilog code for spi4.2 to fifo higig pause frame marvell 618 datasheet pt36C 0x00900

    BCM56800

    Abstract: higig specification ethernet BCM Gigabit LFSC3GA25E 1000BASE-X higig pause frame cx4 to sma bcm pause frame 1gbps serdes
    Text: LatticeSC/M Broadcom 1-Gigabit Ethernet Physical Layer Interoperability Over CX-4 August 2007 Technical Note TN1157 Introduction This technical note describes a 1000BASE-X physical layer Gigabit Ethernet interoperability test between a LatticeSC/M device and the Broadcom BCM56800 network switch. The test was limited to the physical layer up to


    Original     		PDF TN1157 1000BASE-X BCM56800 1-800-LATTICE higig specification ethernet BCM Gigabit LFSC3GA25E higig pause frame cx4 to sma bcm pause frame 1gbps serdes

    CORE i3 ARCHITECTURE

    Abstract: pin configuration of i3 processor verilog code for lvds driver verilog SATA EP2AGX260 vhdl code for lvds driver EP2AGX45 ubga higig protocol overview EP2AGX190 EP2AGX65
    Text: 1. Arria II GX Device Family Overview AIIGX51001-3.0 The Arria II GX device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture features a low-power, programmable logic engine and streamlined transceivers and I/Os. Common


    Original     		PDF AIIGX51001-3 40-nm CORE i3 ARCHITECTURE pin configuration of i3 processor verilog code for lvds driver verilog SATA EP2AGX260 vhdl code for lvds driver EP2AGX45 ubga higig protocol overview EP2AGX190 EP2AGX65

    BCM1250

    Abstract: BCM1255 BCM1280 BCM1455 BCM1480 BCM5690 BCM5823 MIPS64
    Text: BCM1455 QUAD-CORE 64-BIT MIPS® PROCESSOR SUMMARY OF BENEFITS FEATURES • Four 64-bit MIPS® CPUs, scalable from 800 MHz–1.2 GHz • Quad-issue in-order pipeline with dual-execute and dual-memory pipes • Enhanced skew pipeline enables a zero load-to-use penalty


    Original     		PDF BCM1455 64-BIT 32-KB ConBCM1455 BCM1480 BCM1250 BCM1255 BCM1280 BCM1455 BCM1480 BCM5690 BCM5823 MIPS64

    VCO 100mhz

    Abstract: CRC-16 CRC-32 pci express lcrc CRC-16 and CRC-32 Ethernet LFSC115 LFSC15
    Text: E x t r e m e P e r f o r m a n c e P r o g r a m m a b l e S y s t e m - ON - A - C h i p LatticeSC FPGA Family Innovation, Integration, and PURESPEED The LatticeSC™ System Chip family of FPGAs combines a high-performance FPGA fabric, 3.8Gbps SERDES and PCS,


    Original     		PDF I0181F VCO 100mhz CRC-16 CRC-32 pci express lcrc CRC-16 and CRC-32 Ethernet LFSC115 LFSC15

    bcm pause frame

    Abstract: BCM56800 1000BASE-X h89e Lattice ECP3 88E111* application cx4 loopback connector redirectpbmp 88E1111 PHY registers map higig pause frame
    Text: LatticeECP3 and Broadcom 1 GbE 1000BASE-X Physical/MAC Layer Interoperability July 2010 Technical Note TN1217 Introduction This technical note describes a 1000BASE-X physical/MAC layer Gigabit Ethernet interoperability test between a LatticeECP3 device and the Broadcom BCM56800 network switch.


    Original     		PDF 1000BASE-X) TN1217 1000BASE-X BCM56800 bcm pause frame h89e Lattice ECP3 88E111* application cx4 loopback connector redirectpbmp 88E1111 PHY registers map higig pause frame

    CORE i3 ARCHITECTURE

    Abstract: vhdl code CRC for lte higig specification vhdl code for lvds driver 16 bit Array multiplier code in VERILOG EP2AGX190 xaui xgmii ip core altera CPRI CDR mini-lvds spec LVDS ip
    Text: 1. Overview for the Arria II Device Family July 2012 AIIGX51001-4.4 AIIGX51001-4.4 The Arria II device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture features a low-power, programmable logic engine and streamlined transceivers and I/Os. Common


    Original     		PDF AIIGX51001-4 40-nm CORE i3 ARCHITECTURE vhdl code CRC for lte higig specification vhdl code for lvds driver 16 bit Array multiplier code in VERILOG EP2AGX190 xaui xgmii ip core altera CPRI CDR mini-lvds spec LVDS ip

    CORE i3 ARCHITECTURE

    Abstract: verilog code for aes encryption higig specification dual lvds vhdl pin configuration of i3 processor vhdl code for ddr3 EP2AGX260 JESD204 Altera Arria V FPGA EP2AGX190
    Text: 1. Overview for the Arria II Device Family December 2010 AIIGX51001-4.0 AIIGX51001-4.0 The Arria II device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture features a low-power, programmable logic engine and streamlined transceivers and I/Os. Common


    Original     		PDF AIIGX51001-4 40-nm CORE i3 ARCHITECTURE verilog code for aes encryption higig specification dual lvds vhdl pin configuration of i3 processor vhdl code for ddr3 EP2AGX260 JESD204 Altera Arria V FPGA EP2AGX190

    h945

    Abstract: H944 transistor h945 h965 h946 H948 IR1518 BCM56800 h945 transistor H808
    Text: LatticeECP3 and Broadcom 10 Gbps Physical/MAC Layer Interoperability July 2010 Technical Note TN1218 Introduction This technical note describes a Physical/MAC layer 10-Gigabit Ethernet interoperability test between a LatticeECP3 device and the Broadcom BCM56800 network switch. The test exercises the Physical/MAC layer


    Original     		PDF TN1218 10-Gigabit BCM56800 h945 H944 transistor h945 h965 h946 H948 IR1518 h945 transistor H808