Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    VHDL CODING FOR ERROR CORRECTION AND DETECTION Search Results

    VHDL CODING FOR ERROR CORRECTION AND DETECTION Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TCTH011AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=1μA / IDD=1.8μA / Push-pull type Visit Toshiba Electronic Devices & Storage Corporation
    TLP5212 Toshiba Electronic Devices & Storage Corporation Photocoupler (Gate Driver Coupler) DESAT Detection, OCP, AMC, 5000 Vrms, SO16L Visit Toshiba Electronic Devices & Storage Corporation
    TCTH022AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=10μA / IDD=11.3μA / Push-pull type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TLP5214A Toshiba Electronic Devices & Storage Corporation Photocoupler (Gate Driver Coupler) DESAT Detection, OCP, AMC, 5000 Vrms, SO16L Visit Toshiba Electronic Devices & Storage Corporation
    TCTH021AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=10μA / IDD=11.3μA / Push-pull type Visit Toshiba Electronic Devices & Storage Corporation

    VHDL CODING FOR ERROR CORRECTION AND DETECTION Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    vhdl code hamming

    Abstract: vhdl coding for hamming code vhdl code for pipelined matrix multiplication vhdl code for matrix multiplication vhdl code hamming ecc parity ECC SEC-DED Hamming code SRAM verilog code for matrix multiplication SECDED RTAX2000S vhdl code SECDED
    Text: Application Note AC273 Using EDAC RAM for RadTolerant RTAX-S FPGAs and Axcelerator FPGAs Applies to EDAC Core from Libero IDE v7.1 or Older Introduction Actel's newest designed-for-space Field Programmable Gate Array FPGA family, the RTAX-S, is a highperformance, high-density antifuse-based FPGA with embedded user static RAM (SRAM). Based on Actel's


    Original     		PDF AC273 l011011101101 vhdl code hamming vhdl coding for hamming code vhdl code for pipelined matrix multiplication vhdl code for matrix multiplication vhdl code hamming ecc parity ECC SEC-DED Hamming code SRAM verilog code for matrix multiplication SECDED RTAX2000S vhdl code SECDED

    "Galois Field Multiplier" verilog

    Abstract: vhdl convolution coding dds vhdl system generator REED SOLOMON Reed-Solomon CODEC viterbi convolution Reed Solomon encoder IC
    Text: Conference Paper Practical Reed Solomon Design for PLD Architectures The paper discusses a fully synthesizable VHDL megafunction implementing a Reed-Solomon forward error-correcting coder/decoder optimized for programmable logic. This Reed-Solomon function is fully parameterized so that


    Original     		PDF

    VOGT K3

    Abstract: vogt k4
    Text: 3GPP LTE Turbo Reference Design 3GPP LTE Turbo Reference Design AN-505-2.1 Application Note The Altera 3GPP LTE Turbo Reference Design demonstrates using Turbo codes for encoding with trellis termination support, and forward error correction FEC decoding with early termination support. The reference design is suitable for 3GPP


    Original     		PDF AN-505-2 VOGT K3 vogt k4

    turbo codes matlab simulation program

    Abstract: umts turbo encoder vhdl code for turbo vhdl coding for error correction and detection algorithms vogt k1 turbo codes matlab code umts turbo encoder circuit vhdl coding for error correction and detection matlab code for turbo product code 3GPP turbo decoder log-map
    Text: AN 526: 3GPP UMTS Turbo Reference Design AN-526-2.0 January 2010 The Altera 3GPP UMTS Turbo Reference Design demonstrates using Turbo codes for encoding with trellis termination support, and forward error correction FEC in a 3GPP universal mobile telecommunications system (UMTS) design suitable for


    Original     		PDF AN-526-2 turbo codes matlab simulation program umts turbo encoder vhdl code for turbo vhdl coding for error correction and detection algorithms vogt k1 turbo codes matlab code umts turbo encoder circuit vhdl coding for error correction and detection matlab code for turbo product code 3GPP turbo decoder log-map

    dvbt transmitter

    Abstract: Xilinx asi vhdl coding for error correction and detection dvb-t transmitter DVB-T modulator vhdl code for dvb-t serial parallel transport stream vhdl code for spi audio file in vhdl code vhdl code for ofdm transmitter
    Text: MW_DVB-T/H_A ASI/SPI Interface Core March 18, 2008 Product Specification AllianceCORE Facts Provided with Core Documentation S.r.l. User Guide Design File Formats VHDL synthesizable source code, NGC implementation file MindWay S.r.l. Constraints Files Centro Direzionale Colleoni


    Original     		PDF

    vhdl code for lte turbo decoder

    Abstract: vhdl code for lte turbo turbo codes matlab code LTE turbo codes matlab simulation program CRC24A CRC matlab vogt x7 lte turbo encoder vhdl code CRC for lte vogt x9
    Text: AN 505: 3GPP LTE Turbo Reference Design AN-505-2.0 January 2010 The Altera 3GPP LTE Turbo Reference Design demonstrates using Turbo codes for encoding with trellis termination support, and forward error correction FEC decoding with early termination support. The reference design is suitable for 3GPP


    Original     		PDF AN-505-2 vhdl code for lte turbo decoder vhdl code for lte turbo turbo codes matlab code LTE turbo codes matlab simulation program CRC24A CRC matlab vogt x7 lte turbo encoder vhdl code CRC for lte vogt x9

    LMS adaptive filter model for FPGA vhdl

    Abstract: verilog code for lms adaptive equalizer verilog code for TCM decoder qam demodulator 12-bit ADC interface vhdl code for FPGA LMS adaptive filter model for FPGA vhdl code REED SOLOMON demodulator fpga matched filter in vhdl vhdl coding for error correction and detection
    Text: TM Table 1: CS3810 32 QAM Demodulator Interface Signal Descriptions Name RESTART I/O Width Description Input 1 Synchronous reset signal, active HIGH. The BLL restart the acquisition process after it is activated. The CLL returns to idle state after RESTART


    Original     		PDF CS3810 74MHz) DS3810 LMS adaptive filter model for FPGA vhdl verilog code for lms adaptive equalizer verilog code for TCM decoder qam demodulator 12-bit ADC interface vhdl code for FPGA LMS adaptive filter model for FPGA vhdl code REED SOLOMON demodulator fpga matched filter in vhdl vhdl coding for error correction and detection

    turbo codes matlab simulation program

    Abstract: turbo codes using vhdl turbo codes matlab code 5 to 32 decoder using 3 to 8 decoder vhdl code vhdl codes for Return to Zero encoder 3 to 8 line decoder vhdl IEEE format vhdl coding for error correction and detection vhdl coding for turbo code Puncturing vhdl VHDL code for interleaver block in turbo code
    Text: Turbo Encoder/Decoder MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com Core Version: Document Version: Document Date: 1.1.2 1.1.2 rev 1 July 2002 Copyright Turbo Encoder/Decoder MegaCore Function User Guide


    Original     		PDF EP20K400 EP20K200 EP20K300E turbo codes matlab simulation program turbo codes using vhdl turbo codes matlab code 5 to 32 decoder using 3 to 8 decoder vhdl code vhdl codes for Return to Zero encoder 3 to 8 line decoder vhdl IEEE format vhdl coding for error correction and detection vhdl coding for turbo code Puncturing vhdl VHDL code for interleaver block in turbo code

    16 QAM modulation verilog code

    Abstract: 4 QAM modulator demodulator circuitry verilog code for lms adaptive equalizer cs3810 verilog code for TCM decoder VHDL Coding for Pulse Width Modulation vhdl coding for error correction and detection LMS adaptive filter model for FPGA vhdl CS-3810 CS3710
    Text: CS3810 TM 32 QAM Demodulator Virtual Components for the Converging World The CS3810 32 QAM broadband wireless demodulator core has been developed to provide an efficient and highly optimized solution for wireless data networks. Combined with the CS3710 32 QAM modulator core data


    Original     		PDF CS3810 CS3810 CS3710 155Mbps CS5200 DS3810 16 QAM modulation verilog code 4 QAM modulator demodulator circuitry verilog code for lms adaptive equalizer verilog code for TCM decoder VHDL Coding for Pulse Width Modulation vhdl coding for error correction and detection LMS adaptive filter model for FPGA vhdl CS-3810

    verilog hdl code for matrix multiplication

    Abstract: vhdl code for pipelined matrix multiplication vhdl code hamming verilog code for matrix multiplication vhdl code for matrix multiplication vhdl code hamming edac memory Core from Libero verilog code hamming hamming code FPGA vhdl coding for hamming code
    Text: Application Note AC319 Using EDAC RAM for RadTolerant RTAX-S/SL and Axcelerator FPGAs Applies to EDAC Core from Libero IDE v7.2 and Newer Introduction The newest Actel designed-for-space field programmable gate array FPGA family, RTAX-S/SL, is a highperformance, high-density, antifuse-based FPGA with embedded user static RAM (SRAM). Based on the


    Original     		PDF AC319 verilog hdl code for matrix multiplication vhdl code for pipelined matrix multiplication vhdl code hamming verilog code for matrix multiplication vhdl code for matrix multiplication vhdl code hamming edac memory Core from Libero verilog code hamming hamming code FPGA vhdl coding for hamming code

    vhdl coding for error correction and detection

    Abstract: RTAX1000 vhdl pulse interval encoder 5 to 32 decoder using 3 to 8 decoder vhdl code Reed-Solomon Decoder verilog code code of encoder and decoder in rs(255,239) in vhd A3P600 AGL600V5 APA1000 Reed-Solomon Decoder test vector
    Text: CoreRSDEC v2.0 Handbook Actel Corporation, Mountain View, CA 94043 2008 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 51700103-0 Release: February 2008 No part of this document may be copied or reproduced in any form or by any means without prior written


    Original     		PDF

    ieee embedded system projects free

    Abstract: vhdl coding for error correction and detection vhdl code for 8-bit parity checker vhdl code for 3 bit parity checker AUTOMATIC TRANSMISSION GEARBOXES scrambler solomon 8237 verilog vhdl code for parity checker ORLI10G embedded system projects free
    Text: I N T E L L E C T U A L P R O P E R T Y C O R E S ispLeverCORE Re-Usable, Fully-Tested IP Modules Lattice’s new ispLeverCORE IP modules are large, modular design blocks that can be reused and easily placed within a programmable logic design. ispLeverCORE modules implement popular industry-standard functions, commonly used in communications, bus interface, memory


    Original     		PDF 1-800-LATTICE I0160 ieee embedded system projects free vhdl coding for error correction and detection vhdl code for 8-bit parity checker vhdl code for 3 bit parity checker AUTOMATIC TRANSMISSION GEARBOXES scrambler solomon 8237 verilog vhdl code for parity checker ORLI10G embedded system projects free

    gf multiplier vhdl program

    Abstract: binary multiplier gf Vhdl code picoblaze architecture gf multiplier program picoblaze galois field theory XAPP393 8051 code assembler for AES lfsr galois thesis
    Text: Application Note: CoolRunner-II CPLDs R CryptoBlaze: 8-Bit Security Microcontroller XAPP374 v1.0 September 26, 2003 Summary This application note provides a basic outline for creating a cryptographic processor using CoolRunner -II devices and a CPLD version of the PicoBlaze processor.


    Original     		PDF XAPP374 pdf/wp165 pdf/wp170 pdf/wp197 pdf/wp198 gf multiplier vhdl program binary multiplier gf Vhdl code picoblaze architecture gf multiplier program picoblaze galois field theory XAPP393 8051 code assembler for AES lfsr galois thesis

    booth multiplier code in vhdl

    Abstract: vhdl code for Booth multiplier verilog code pipeline square root 4-bit AHDL adder subtractor 7,4 bit hamming decoder by vhdl 3 bit booth multiplier using verilog code low pass fir Filter VHDL code vhdl code for 4 bit updown counter multiplier accumulator MAC code VHDL algorithm vhdl code for a updown counter
    Text: Integer Arithmetic Megafunctions User Guide July 2010 UG-01063-2.0 The Altera integer arithmetic megafunctions offer you the convenience of performing mathematical operations on FPGAs through parameterizable functions that are optimized for Altera device architectures. These functions offer efficient logic


    Original     		PDF UG-01063-2 booth multiplier code in vhdl vhdl code for Booth multiplier verilog code pipeline square root 4-bit AHDL adder subtractor 7,4 bit hamming decoder by vhdl 3 bit booth multiplier using verilog code low pass fir Filter VHDL code vhdl code for 4 bit updown counter multiplier accumulator MAC code VHDL algorithm vhdl code for a updown counter

    0041 ENCODER

    Abstract: EP3C10F256 Altera Arria V FPGA
    Text: Reed-Solomon Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 11.0 May 2011 Copyright 2011 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    verilog code for digital calculator

    Abstract: code of encoder and decoder in rs(255,239) fpga implementation using rs(255,239) 5 to 32 decoder 5 to 32 decoder circuit code of encoder and decoder in rs(255,239) in vhd vhdl code download REED SOLOMON AN320 EP3C10F256C6 Reed-Solomon encoder algorithm
    Text: Reed-Solomon Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    code of encoder and decoder in rs(255,239) in vhd

    Abstract: AN320 EP3C10F256C6
    Text: Reed-Solomon Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 9.1 November 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    vhdl coding for error correction and detection

    Abstract: vhdl code for 555 EP1S10F780C6 EP2A15F672C7 EP1K100QC208-1 vhdl 4 to 16 decoder 5 to 32 decoder using 3 to 8 decoder vhdl code
    Text: Reed-Solomon Compiler User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com Core Version: Document Version: Document Date: 3.3.0 3.3.0 March 2002 Reed-Solomon Compiler MegaCore Function User Guide Copyright  2002 Altera Corporation. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all


    Original     		PDF

    traffic light controller IN JAVA

    Abstract: vhdl code for traffic light control verilog hdl code for parity generator sdc 2025 altera CORDIC ip error correction code in vhdl interlaken Reed-Solomon Decoder verilog code verilog code for fir filter modelsim 6.3g
    Text: MegaCore IP Library Release Notes and Errata 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Library Version: 10.0 Document Version: 10.0.2 Document Date: 15 September 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    lms algorithm using verilog code

    Abstract: lms algorithm using vhdl code ATM machine working circuit diagram using vhdl verilog code for lms adaptive equalizer verilog code for lms adaptive equalizer for audio digital IIR Filter VHDL code 8086 microprocessor based project verilog DTMF decoder qpsk demodulation VHDL CODE verilog code for fir filter using DA
    Text: AMPP Catalog June 1998 About this Catalog June 1998 AMPP Catalog Contents This catalog provides information on Altera Megafunction Partners Program AMPPSM partners and provides descriptions of megafunctions from each AMPP partner. The information in this catalog is current as of


    Original     		PDF

    Synplify tmr

    Abstract: CC16CE vhdl code hamming edac memory vhdl code for a grey-code counter XAPP216 voter CC16RE vhdl coding for error correction and detection algorithms vhdl code hamming RAM EDAC SEU
    Text: Application Note: Virtex Series R XAPP197 v1.0 November 1, 2001 Triple Module Redundancy Design Techniques for Virtex FPGAs Author: Carl Carmichael Summary Triple Module Redundancy (TMR) combined with Single Event Upset (SEU) correction through partial reconfiguration is a powerful and effective SEU mitigation strategy. This method is only


    Original     		PDF XAPP197 XAPP216, XAPP216 Synplify tmr CC16CE vhdl code hamming edac memory vhdl code for a grey-code counter voter CC16RE vhdl coding for error correction and detection algorithms vhdl code hamming RAM EDAC SEU

    5 to 32 decoder using 3 to 8 decoder vhdl code

    Abstract: vhdl code for 8 bit ODD parity generator rom RE35 5 to 32 decoder using 3 to 8 decoder verilog
    Text: Reed-Solomon Compiler MegaCore Function User Guide November 1999 Reed-Solomon Compiler MegaCore Function User Guide, November 1999 A-UG-RSCOMPILER-01 ACCESS, Altera, AMPP, APEX, APEX 20K, Atlas, FLEX, FLEX 10K, FLEX 10KA, FLEX 10KE, FLEX 6000, FLEX 6000A, MAX, MAX+PLUS,


    Original     		PDF -UG-RSCOMPILER-01 5 to 32 decoder using 3 to 8 decoder vhdl code vhdl code for 8 bit ODD parity generator rom RE35 5 to 32 decoder using 3 to 8 decoder verilog

    vhdl code for 8-bit parity generator

    Abstract: vhdl code for 8 bit parity generator vhdl code download REED SOLOMON vhdl code 16 bit processor vhdl code for 9 bit parity generator 8-bit multiplier VERILOG altera Date Code Formats verilog code 16 bit processor digital clock vhdl code vhdl code for complex multiplication and addition
    Text: Reed-Solomon MegaCore Function User Guide July 1999 Reed-Solomon User Guide, July 1999 A-UG-SOLOMON-01 ACCESS, Altera, AMPP, APEX, APEX 20K, Atlas, FLEX, FLEX 10K, FLEX 10KA, FLEX 10KE, FLEX 6000, FLEX 6000A, MAX, MAX+PLUS, MAX+PLUS II, MegaCore, MultiCore, MultiVolt, NativeLink, OpenCore, Quartus, System-on-a-Programmable-Chip, and specific device designations


    Original     		PDF -UG-SOLOMON-01 vhdl code for 8-bit parity generator vhdl code for 8 bit parity generator vhdl code download REED SOLOMON vhdl code 16 bit processor vhdl code for 9 bit parity generator 8-bit multiplier VERILOG altera Date Code Formats verilog code 16 bit processor digital clock vhdl code vhdl code for complex multiplication and addition

    matlab codes for wcdma rake receiver

    Abstract: 3G HSDPA circuits diagram HSDPA matlab wcdma simulink turbo encoder circuit, VHDL code mimo model simulink 3G HSDPA cell capacity planning hsdpa matlab codes 3g hsdpa signal antenna Diagram umts turbo encoder circuit
    Text: Application Note: Virtex-4 and Spartan-3 Devices Benefits of FPGAs in Wireless Base Station Baseband Processing Applications R XAPP726 v1.0 July 25, 2005 Summary Author: Hong-Swee Lim With the deployment of the 3G-wireless infrastructure gaining momentum, equipment


    Original     		PDF XAPP726 pp1064-1070. matlab codes for wcdma rake receiver 3G HSDPA circuits diagram HSDPA matlab wcdma simulink turbo encoder circuit, VHDL code mimo model simulink 3G HSDPA cell capacity planning hsdpa matlab codes 3g hsdpa signal antenna Diagram umts turbo encoder circuit