SECDED
Abstract: E160 E193 MC10193 SY100E193 SY10E193
Text: ERROR DETECTION/ CORRECTION CIRCUIT FEATURES SY10E193 SY100E193 DESCRIPTION • Hamming code generation ■ Extended 100E VEE range of –4.2V to –5.5V The SY10/100E193 are error detection and correction EDAC circuits designed for use in new, high- performance
|
Original
|
PDF
|
SY10E193
SY100E193
SY10/100E193
MC10193.
12-bit
SY100E193JC
J28-1
SY100E193JCTR
SECDED
E160
E193
MC10193
SY100E193
SY10E193
|
Error Correction
Abstract: hamming code error correction code Asynchronous SRAM
Text: Error Correction Code ECC Based New High Speed Low Power 4Mb Asynchronous SRAM ISSI’s latest Error Correction based 4Mb High Speed Low Power Asynchronous SRAM is currently sampling. This innovative design reinforces ISSI’s long-term commitment to SRAMs with
|
Original
|
PDF
|
IS64WV25616EDBLL
-40oC
125oC)
Error Correction
hamming code
error correction code
Asynchronous SRAM
|
philips HD15
Abstract: LC89510 QFP80 SAA7388 SAA7388GP Oti 2211 CD-ROM ATAPI registers
Text: INTEGRATED CIRCUITS DATA SHEET SAA7388 Error correction and host interface IC for CD-ROM ELM Preliminary specification File under Integrated Circuits, IC01 1996 Apr 26 Philips Semiconductors Preliminary specification Error correction and host interface IC
|
Original
|
PDF
|
SAA7388
SCDS48
517021/1200/01/pp60
philips HD15
LC89510
QFP80
SAA7388
SAA7388GP
Oti 2211
CD-ROM ATAPI registers
|
A18E
Abstract: MPT1327 C748 A51F 51b7 B929 ba05 transistor b929 E908 b887
Text: APPLICATION NOTE Error Detection & Correction of MPT1327 Formatted Messages MPT1327 Error Detection & Correction of MPT1327 Formatted Messages using MX429A or MX809 devices 1.1 Background MPT1327 messages are transmitted as 64-bit ‘codewords’, where each codeword contains 48 information bits
|
Original
|
PDF
|
MPT1327
MPT1327
MX429A
MX809
64-bit
0060H,
A18E
C748
A51F
51b7
B929
ba05
transistor b929
E908
b887
|
53CF94
Abstract: OQ8866 CIRCUIT DIAGRAM FOR IC 810 CDM 12.6 Philips lo9585 CDT663 SQFP128 53C90 BPA 12 V radial BYt 32
Text: INTEGRATED CIRCUITS DATA SHEET SAA7385 Error correction and host interface IC for CD-ROM SEQUOIA Preliminary specification File under Integrated Circuits, IC01 1996 Jun 19 Philips Semiconductors Preliminary specification Error correction and host interface IC
|
Original
|
PDF
|
SAA7385
53CF94
SCA49
517021/50/01/pp64
OQ8866
CIRCUIT DIAGRAM FOR IC 810
CDM 12.6 Philips
lo9585
CDT663
SQFP128
53C90
BPA 12 V radial
BYt 32
|
E160
Abstract: E193 MC10193 SY100E193 SY10E193
Text: Micrel, Inc. SY10E193 SY100E193 SY10E193 ERROR DETECTION/ CORRECTION CIRCUIT FEATURES SY100E193 DESCRIPTION • Hamming code generation ■ Extended 100E VEE range of –4.2V to –5.5V The SY10/100E193 are error detection and correction EDAC circuits designed for use in new, high- performance
|
Original
|
PDF
|
SY10E193
SY100E193
SY10/100E193
MC10193.
M9999-032006
E160
E193
MC10193
SY100E193
SY10E193
|
philips HD11
Abstract: SAA7388GP LC89510 QFP80 SAA7388
Text: INTEGRATED CIRCUITS DATA SHEET SAA7388 Error correction and host interface IC for CD-ROM ELM Preliminary specification File under Integrated Circuits, IC01 1996 Apr 26 Philips Semiconductors Preliminary specification Error correction and host interface IC for
|
Original
|
PDF
|
SAA7388
SCDS48
517021/1200/01/pp60
philips HD11
SAA7388GP
LC89510
QFP80
SAA7388
|
philips HD11
Abstract: saa7382 Sanyo ic databook LC89510 QFP80 SAA7382GP philips HD15
Text: INTEGRATED CIRCUITS DATA SHEET SAA7382 Error correction and host interface IC for CD-ROM ELM Preliminary specification File under Integrated Circuits, IC01 1996 Apr 25 Philips Semiconductors Preliminary specification Error correction and host interface IC for
|
Original
|
PDF
|
SAA7382
SCDS48
517021/1200/01/pp60
philips HD11
saa7382
Sanyo ic databook
LC89510
QFP80
SAA7382GP
philips HD15
|
IDT39C60
Abstract: 1002B 74FCT245 AN-24 IDT49C460 IDT71256 IDT74FCT245 IDT74FCT646 1002d
Text: DESIGNING WITH THE IDT49C460 AND IDT39C60 ERROR DETECTION AND CORRECTION UNITS Integrated Device Technology, Inc. DESIGNING WITH THE IDT49C460 AND IDT39C60 ERROR DETECTION AND CORRECTION UNITS INTRODUCTION APPLICATION NOTE AN-24 APPLICATION NOTE AN-24 By Robert Stodieck
|
Original
|
PDF
|
IDT49C460
IDT39C60
AN-24
of02D
1002E
1002F
1010B
IDT39C60
1002B
74FCT245
AN-24
IDT71256
IDT74FCT245
IDT74FCT646
1002d
|
C1995
Abstract: DP8402A DP8402AV DP8403 DP8404 DP8405 V68A SN74ALS632
Text: August 1989 DP8402A DP8403 DP8404 DP8405 32-Bit Parallel Error Detection and Correction Circuits EDAC’s General Description The DP8402A DP8403 DP8404 and DP8405 devices are 32-bit parallel error detection and correction circuits (EDACs) in 52-pin DP8402A and DP8403 or 48-pin DP8404
|
Original
|
PDF
|
DP8402A
DP8403
DP8404
DP8405
32-Bit
C1995
DP8402AV
V68A
SN74ALS632
|
MA31750 processor architecture
Abstract: MA31750 DS3572-4 edac MA31755 DS3572-3 md08
Text: MA31755 MA31755 16-Bit Feedthrough Error Detection & Correction Unit EDAC Replaces June 1999 version, DS3572-3.0 The MA31755 is a 16 bit Error Detection and Correction Unit intended for use in high integrity systems for monitoring and correcting data values retrieved from memory. The EDAC
|
Original
|
PDF
|
MA31755
16-Bit
DS3572-3
MA31755
MA31750 processor architecture
MA31750
DS3572-4
edac
md08
|
73M2901
Abstract: TDK 73M2901 MNP10 V42INIT V42-LAPM
Text: TDK 73M2901 V42-LAPM OPERATIONS Application Note The TDK 73M2901 is a V.22bis and lower speed data modem supporting V.42 error correction. The modem functions are performed by the TDK 73M2901. This modem is specified in a separate document. The V.42 error correction function is performed in
|
Original
|
PDF
|
73M2901
V42-LAPM
73M2901
22bis
73M2901.
73M2901via
TDKV42
TDK 73M2901
MNP10
V42INIT
|
Untitled
Abstract: No abstract text available
Text: CY7C1069G CY7C1069GE PRELIMINARY 16-Mbit 2 M words x 8 bit Static RAM with Error-Correcting Code (ECC) 16-Mbit (2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC) Features an error indication pin (ERR) that signals the host processor in the case of an ECC error-detection and correction event.
|
Original
|
PDF
|
CY7C1069G
CY7C1069GE
16-Mbit
|
G1442
Abstract: 20MHZ IDT49C465 IDT49C465A SD10 SD12 SD13 SD031
Text: IDT49C465 IDT49C465A 32-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT Integrated Device Technology, Inc. FEATURES DESCRIPTION • • • • • • • • • • • • • • The IDT49C465/A is a 32-bit, two-data bus, Flow-thruEDC unit. The chip provides single-error correction and two and
|
Original
|
PDF
|
IDT49C465
IDT49C465A
32-BIT
IDT49C465/A
32-bit,
64-bit
IDT49C465/A
49C465
G1442
20MHZ
IDT49C465
IDT49C465A
SD10
SD12
SD13
SD031
|
|
D64C
Abstract: DB15C d826 D8-3C DB24-DB31 8535S sot 23 W16 TL 2222 decoder DP8402A DP8403
Text: PRELIM INARY DP8402A/DP8403/DP8404/DP8405 32-Bit Parallel Error Detection and Correction Circuits EDAC’s General Description The DP8402A, DP8403, DP8404 and DP8405 devices are 32-bit parallel error detection and correction circuits (EDACs) in 52-pin DP8402A and DP8403 or 48-pin DP8404
|
OCR Scan
|
PDF
|
DP8402A/DP8403/DP8404/DP8405
32-Bit
DP8402A,
DP8403,
DP8404
DP8405
52-pin
DP8402A
DP8403
D64C
DB15C
d826
D8-3C
DB24-DB31
8535S
sot 23 W16
TL 2222 decoder
|
Untitled
Abstract: No abstract text available
Text: Am 9520/Am 9521/Am Z8065 Burst Error Processor DISTINCTIVE CHARACTERISTICS • • • Provides for detection and correction of burst errors Detects errors in serial data up to 585K bits long. Allows correction of error bursts of up to 12 bits. High-Speed Operation
|
OCR Scan
|
PDF
|
9520/Am
9521/Am
Z8065
Am9520/
Am9521/AmZ8065
35-bit
32-bit
Am9521.
AmZ8065
|
Untitled
Abstract: No abstract text available
Text: Am29C660/A/B/C/D/E Advanced CMOS Cascadable 32-Bit Error Detection and Correction Circuit Micro Devices DISTINCTIVE CHARACTERISTICS • improves memory reliability ■ ■ Very high-speed error detection and correction ■ Low-power CMOS process ■ Cascadable for data words up to 64 bits
|
OCR Scan
|
PDF
|
Am29C660/A/B/C/D/E
32-Bit
1Q565C-015A
10S65C-016A
10565C-017A
10565C-018A
|
Untitled
Abstract: No abstract text available
Text: p eta l GEC P I E S S E Y DS3572-2.2 MA31755 16-BIT FEEDTHROUGH ERROR DETECTION & CORRECTION UNIT EDAC The MA31755 is a 16 bit Error Detection and Correction Unit intended for use in high integrity systems for monitoring and correcting data values retrieved from memory. The EDAC
|
OCR Scan
|
PDF
|
DS3572-2
MA31755
16-BIT
MA31755
Cobalt-60
Mil-Std-883
1x10s
|
49C466
Abstract: No abstract text available
Text: 64-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT IDT49C466 IDT49C466A PRELIMINARY FEATURES: DESCRIPTION: • 64-bit wide Flow-thruEDC • Separate System and Memory Data Input/Output Buses • — Error Detect Time: 10ns — Error Correct Time: 15ns
|
OCR Scan
|
PDF
|
64-BIT
IDT49C466
IDT49C466A
16-deep
208-pin
IDT49C466/A
64-bit5V
49C466
49C466
|
Untitled
Abstract: No abstract text available
Text: Integrated Device Technology, Inc. PRELIMINARY IDT49C465 IDT49C465A 32-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT FEATURES DESCRIPTION • • • • • • • • • • • • • • The IDT49C465/A is a 32-bit, two-data bus, Flow-thruEDC unit. The chip provides single-error correction and two and
|
OCR Scan
|
PDF
|
IDT49C465
IDT49C465A
32-BIT
IDT49C465/A
32-bit,
64-bit
32-BH
IDT49C465/A
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY IDT49C466 64-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • 64-bit wide Flow-thruEDC • Separate System and Memory Data Input/Output Buses • — Error Detect Time: 20ns — Error Correct Time: 22ns
|
OCR Scan
|
PDF
|
IDT49C466
64-BIT
16-deep
208-pin
FlatpackO-63
IDT49C466
|
Untitled
Abstract: No abstract text available
Text: P g p GEC PLESSEY S E M I C O N D U C T O R S DS3572-2.3 MA31755 16-BIT FEEDTHROUGH ERROR DETECTION & CORRECTION UNIT EDAC The MA31755 is a 16 bit Error Detection and Correction Unit intended for use in high integrity systems for monitoring and correcting data values retrieved from memory. The EDAC
|
OCR Scan
|
PDF
|
DS3572-2
MA31755
16-BIT
MA31755
Mil-Std-883
5x10s
37bfl522
0023b77
|
Untitled
Abstract: No abstract text available
Text: GEC P L E S S E Y S E M I C O N D U C T O R S DS3595-3.3 54HSC/T630 RADIATION HARD 16-BIT PARALLEL ERROR DETECTION & CORRECTION The 54HSC/T630 is a 16-bit parallel Error Detection and Correction circuit. It uses a modified Hamming code to generate a 6-bit check word from each 16-bit data word. The
|
OCR Scan
|
PDF
|
DS3595-3
54HSC/T630
16-BIT
54HSC/T630
22-bit
Cobalt-60
Mil-Std-883
3X1011Rad
|
tl923
Abstract: No abstract text available
Text: Tem ic 29C516E S e m i c o n d u c t o r s 16-Bit Flow-Through EDAC Error Detection And Correction unit 1. Introduction The 29C516E TEMIC EDAC is a very low power flow-through 16-bit Error Detection And Correction unit EDAC with two user data buses. The EDAC is used in
|
OCR Scan
|
PDF
|
29C516E
16-Bit
29C516E
MQFPF100
MQFPL100
tl923
|