Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CHN 547 Search Results

    CHN 547 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    CHN 550

    Abstract: CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent
    Text: R&S ZNC/ZND Vector Network Analyzers User Manual ;xíÇ2 User Manual Test & Measurement 1173.9557.02 ─ 26 This manual describes the following vector network analyzer types: ● R&S®ZNC3 (2 ports, 9 kHz to 3 GHz, N connectors), order no. 1311.6004K12


    Original
    PDF 6004K12 ZNC-B10 ZN-B14 ZNC-B19 ZNC3-B22 ZNC-K19 VXI-11 CHN 550 CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent

    CHN b42

    Abstract: chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18
    Text: ADSP-21065L SHARC DSP Technical Reference Revision 2.0, July 2003 Part Number 82-001903-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent


    Original
    PDF ADSP-21065L I-127 I-128 16-bit CHN b42 chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18

    rbs 6201 manual

    Abstract: rbs 6201 POWER CONSUMPTION chn 452 rbs 6201 specification chn 710 SCR PIN CONFIGURATION CHN 035 RBS 6201 INFORMATION SDH 209 rbs 6201 LOP 36 AF
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2003 REV. P1.0.4 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution. The XRT86L38 contains an integrated DS1/


    Original
    PDF XRT86L38 XRT86L38 TR54016, G-703, rbs 6201 manual rbs 6201 POWER CONSUMPTION chn 452 rbs 6201 specification chn 710 SCR PIN CONFIGURATION CHN 035 RBS 6201 INFORMATION SDH 209 rbs 6201 LOP 36 AF

    chn 547

    Abstract: chn 808 chn 551 MX808 3000 watt inverter circuit diagram IN0000 MX-808 HDAS-16MC
    Text: HDAS-16, HDAS-8 ® 12-Bit, 50kHz, Complete HDAS-16, HDAS-8 Data Acquisition Systems IN N O V AT IO N a n d E X C E L L E N C E 12-Bit, 50kHz, Complete Data Acquisition Systems FEATURES • Miniature 62-pin cermanic package FEATURES • 12-Bit resolution, 50kHz throughput


    Original
    PDF HDAS-16, 12-Bit, 50kHz, 62-pin 12-Bit 50kHz chn 547 chn 808 chn 551 MX808 3000 watt inverter circuit diagram IN0000 MX-808 HDAS-16MC

    add 2201

    Abstract: l 7135 MOTOROLA MP
    Text: XRT86L34 PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2003 REV. P1.0.2 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution. The XRT86L34 contains an integrated DS1/ E1/J1 framer and LIU which provide DS1/E1/J1 framing and error accumulation in accordance with ANSI/


    Original
    PDF XRT86L34 XRT86L34 add 2201 l 7135 MOTOROLA MP

    CHN 648

    Abstract: chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.5 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 CHN 648 chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631

    CHN 612 diode

    Abstract: CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535
    Text: áç XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO AUGUST 2004 REV. P1.1.6 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 CHN 612 diode CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535

    chn 924

    Abstract: chn 648 equivalent
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 TR54016, G-703, chn 924 chn 648 equivalent

    chn 924

    Abstract: CHN 643 144T1 CHN G4 120 chn 648 equivalent 1/CHN 545
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 TR54016, G-703, chn 924 CHN 643 144T1 CHN G4 120 chn 648 equivalent 1/CHN 545

    CHN G4 141

    Abstract: No abstract text available
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 CHN G4 141

    PAIRGAIN

    Abstract: CHN 552 Motorola wireless router Type 0X69 BT8953EPF E1 PCM encoder RS8953B RS8953BEPF RS8953BEPJ RS8953SPB Water level indicator using 8051
    Text: RS8953B/8953SPB HDSL Channel Unit The RS8953B is a High-Bit-Rate Digital Subscriber Line HDSL channel unit designed to perform data, clock, and format conversions necessary to construct a Pulse Code Multiplexed (PCM) channel from one, two, or three HDSL channels. The PCM channel


    Original
    PDF RS8953B/8953SPB RS8953B Bt8370 Bt8970 PAIRGAIN CHN 552 Motorola wireless router Type 0X69 BT8953EPF E1 PCM encoder RS8953BEPF RS8953BEPJ RS8953SPB Water level indicator using 8051

    CHN G4 309

    Abstract: 40 serice free DMO 565 R CHN 932
    Text: xr XRT86L38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JANUARY 2005 REV. P1.1.7 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .


    Original
    PDF XRT86L38 XRT86L38 CHN G4 309 40 serice free DMO 565 R CHN 932

    chn 547

    Abstract: chn 808 MPS 1012 chn 940 MPS 1005 HDAS-16 HDAS-16MC MX-1606 HDAS8MM 3000 watt inverter circuit diagram
    Text: HDAS-16, HDAS-8 12-Bit, 50kHz, Complete Data Acquisition Systems FEATURES Miniature 62-pin cermanic package 12-Bit resolution, 50kHz throughput Full-scale input range from 50mV to 10V Three-state outputs 16 S.E. or 8 differential input channels Auto-sequencing channel addressing


    Original
    PDF HDAS-16, 12-Bit, 50kHz, 62-pin 12-Bit 50kHz MIL-STD-883 HDAS-16/8 chn 547 chn 808 MPS 1012 chn 940 MPS 1005 HDAS-16 HDAS-16MC MX-1606 HDAS8MM 3000 watt inverter circuit diagram

    DMO 565 R

    Abstract: chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00
    Text: XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.0.0 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection


    Original
    PDF XRT86VL32 XRT86VL32 DMO 565 R chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00

    DMO 565 R

    Abstract: CHN 652 CHN 933 chn 539 W0104 CHN 628 CHN 523 chn 648 equivalent 3667 ict XRT86L34IB
    Text: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection


    Original
    PDF XRT86L34 XRT86L34 DMO 565 R CHN 652 CHN 933 chn 539 W0104 CHN 628 CHN 523 chn 648 equivalent 3667 ict XRT86L34IB

    DMO 565 R

    Abstract: chn 656 chn 637 chn 547 CHN 549 dmo 265 CHN 922 equivalent CHN 632 CHN 645 chn 648 equivalent
    Text: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection


    Original
    PDF XRT86L34 XRT86L34 DMO 565 R chn 656 chn 637 chn 547 CHN 549 dmo 265 CHN 922 equivalent CHN 632 CHN 645 chn 648 equivalent

    SDH 209

    Abstract: DMO 565 R SCR PIN CONFIGURATION CHN 035 CHN G4 309 telephone schemes sa8316 dmo 265 CHN G4 329
    Text: xr XRT86VL38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MARCH 2005 REV. P1.0.6 GENERAL DESCRIPTION The XRT86VL38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .


    Original
    PDF XRT86VL38 XRT86VL38 SDH 209 DMO 565 R SCR PIN CONFIGURATION CHN 035 CHN G4 309 telephone schemes sa8316 dmo 265 CHN G4 329

    dmo 565 r

    Abstract: CHN 522 chn 542 chn 621 CHN 616 CHN 507 chn 638 chn 537 chn 543 CHN 618
    Text: xr XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO SEPTEMBER 2004 REV. P1.0.1 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection


    Original
    PDF XRT86VL32 XRT86VL32 dmo 565 r CHN 522 chn 542 chn 621 CHN 616 CHN 507 chn 638 chn 537 chn 543 CHN 618

    ST CHN 510

    Abstract: 83C97 chn 809 chn 809 ST
    Text: 83C97 T e chn o log y, In co rp o rate d 10BASE-T Ethernet Transceiver With On Chip Filters and Digital Interface and Serial Port PRELIMINARY October 1994 SEEQ AutoDUPLEX Designation S ym bol indentifies product as A u to D U P L E X device. Description


    OCR Scan
    PDF 83C97 10BASE-T 83C97 10BASET) ST CHN 510 chn 809 chn 809 ST

    chn 809

    Abstract: chn 809 ST Transistor TT 2246 transistor chn 037 MO40 TT 2246 transistor capacitor JA8 KMA Series 232 pin diagram of BC 547 SABRE 408
    Text: 83C95 T e chn o log y, Inco rp o rate d 10BASE-T Ethernet Transceiver With On Chip Filters And AUI PRELIMINARY October 1994 S E E Q A u to D U P L E X D esignation Symbol indentifies product as AutoDUPLEX device. D escription The 83C95 is a highly integrated analog interface 1C for


    OCR Scan
    PDF 83C95 10BASE-T 83C95 10BASET) 10BASET chn 809 chn 809 ST Transistor TT 2246 transistor chn 037 MO40 TT 2246 transistor capacitor JA8 KMA Series 232 pin diagram of BC 547 SABRE 408

    Transistor TT 2246

    Abstract: transistor chn 911 TT 2246 transistor jm31a pulse electronics era transformer transistor chn 037 chn 809 S4744
    Text: SEEQ T e chn o log y, Inco rp o rate d 83C96 10BASE-T Ethernet Transceiver With On Chip Filters and Digital Interface PRELIMINARY October 1994 SEEQ AutoDUPLEX Designation Sym bol indentifies product as A u to D U P L E X device. Description The 83C96 is a highly integrated analog interface 1C for


    OCR Scan
    PDF 83C96 10BASE-T 83C96 10BASET) 10BASET Transistor TT 2246 transistor chn 911 TT 2246 transistor jm31a pulse electronics era transformer transistor chn 037 chn 809 S4744

    chn 547

    Abstract: chn 832 chn+547 CHN 927
    Text: DESCRIPTION: HIGH DENSITY DIP SOLDER MALE SPECIFICATIONS: MATERIALS: SHELL: STEEL, NICKEL PLATED INSULATOR: UL 94V-0 RATED BLACK NYLON 9T RoHS COMPLIANT ELECTRICALS: CURRENT RATING: 2 AMPS CONTACT RESISTANCE: 15 mOHMS MAX INSULTOR RESISTANCE: 1000 MOHMS MIN


    OCR Scan
    PDF 10/SFS04404 180-YYY-113RYY1 chn 547 chn 832 chn+547 CHN 927

    Untitled

    Abstract: No abstract text available
    Text: SN74ACT8837 64-Bit Floating Point Unit • M u ltip lie r and A L U in One Chip • 6 5 -n s P ipelined P erfo rm a nce • L o w -P o w e r EPIC C M O S • M e e ts IEEE Standard fo r 3 2 - and 6 4 -B it M u ltip ly , A d d , and S u b tra c t • Three-Port A rc h ite c tu re , 6 4 -B it In te rn a l Bus


    OCR Scan
    PDF SN74ACT8837 64-Bit T8837

    80387 DX microprocessor features

    Abstract: intel 80387 CHIPS TECHNOLOGIES Chips and Technologies STC21 80386 80386 chipset pin out of 80386 microprocessor math coprocessor 80387 80387
    Text: This Material Copyrighted By Its Respective Manufacturer CHIPS & T E C H N O LO GI ES INC SIE D st naiib oo ozvEb oib « c h p T-49-72-05 Copyright Notice Copyright 1992, Chips and Technologies, Inc. All Rights Reserved. Printed in U.S.A. Trademark Acknowledgement


    OCR Scan
    PDF 0D027SS ooo27Eb T-49-72-05 Super386â f-49- 68-pin 80387 DX microprocessor features intel 80387 CHIPS TECHNOLOGIES Chips and Technologies STC21 80386 80386 chipset pin out of 80386 microprocessor math coprocessor 80387 80387