Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    17V08 Search Results

    SF Impression Pixel

    17V08 Price and Stock

    AMD XC17V08PC44I

    IC PROM SER I-TEMP 3.3V 44-PLCC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC17V08PC44I Tube 26
    • 1 -
    • 10 -
    • 100 $35.43846
    • 1000 $35.43846
    • 10000 $35.43846
    Buy Now

    AMD XC17V08VQ44I

    IC PROM SER I-TEMP 3.3V 44-VQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC17V08VQ44I Tray 160
    • 1 -
    • 10 -
    • 100 -
    • 1000 $32.23531
    • 10000 $32.23531
    Buy Now

    AMD XC17V08PC44C

    IC PROM SER C-TEMP 3.3V 44-PLCC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC17V08PC44C Tube 26
    • 1 -
    • 10 -
    • 100 $30.32538
    • 1000 $30.32538
    • 10000 $30.32538
    Buy Now

    Rochester Electronics LLC XC17V08PC44C

    CONFIG MEMORY, 1MX8
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC17V08PC44C Tube 9
    • 1 -
    • 10 $36.09
    • 100 $36.09
    • 1000 $36.09
    • 10000 $36.09
    Buy Now

    AMD XC17V08VQ44C

    IC PROM SER C-TEMP 3.3V 44-VQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC17V08VQ44C Tray 160
    • 1 -
    • 10 -
    • 100 -
    • 1000 $27.58525
    • 10000 $27.58525
    Buy Now

    17V08 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    26256

    Abstract: XC17SXX XC17SXXA d 65632 XC17S100A
    Text: XILINX PROGRAMMER QUALIFICATION SPECIFICATION XC17VXX, XC17SXXA Family Description The XC17VXX 17V08 and 17V16 are described in another specification and XC17SXXA Configuration PROMs provide easy-to-use, cost-effective configuration memory for Xilinx Field Programmable Gate


    Original
    PDF XC17VXX, XC17SXXA XC17VXX 17V08 17V16 XC1700 PC20/SO20) PLCC44 26256 XC17SXX d 65632 XC17S100A

    SPARTAN XC2S50

    Abstract: 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 18V00 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A
    Text: Xilinx Configuration PROMs XC18V00, XC17V00, XC17S00 FPGA Configuration PROMs 180V00 PROM Family Based on the Xilinx state-of-the-art ISP PROM architecture and manu- • PROM-triggered FPGA reconfiguration via JTAG factured on an advanced 0.35m • Up to 264 MHz configuration speed


    Original
    PDF XC18V00, XC17V00, XC17S00 180V00 18V00 256Kb 44-pin 20-pin SPARTAN XC2S50 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A

    XC17V00

    Abstract: xilinx 8 pin dip
    Text: New Products PROMs New High-Density Virtex PROMs and Cost-Effective Spartan-II PROMs Xilinx announces the addition of the XC17V00 and XC17S00A families to its existing line of onetime programmable OTP PROMs. 30 by Theresa Vu Product Marketing Engineer, Xilinx Inc.


    Original
    PDF XC17V00 XC17S00A xilinx 8 pin dip

    RAM16X8

    Abstract: verilog hdl code for triple modular redundancy 37101 verilog/verilog code for lvds driver xc2v3000fg sot 23-5 marking code H5 BT 342 project xc2v250cs144 XC2V3000FF1152 fpga JTAG Programmer Schematics
    Text: Virtex-II Platform FPGA Handbook R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. The shadow X shown above is a trademark of Xilinx, Inc. "Xilinx" and the Xilinx logo are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved.


    Original
    PDF XC2064, XC3090, XC4005, XC5210 RAM16X8 verilog hdl code for triple modular redundancy 37101 verilog/verilog code for lvds driver xc2v3000fg sot 23-5 marking code H5 BT 342 project xc2v250cs144 XC2V3000FF1152 fpga JTAG Programmer Schematics

    on digital code lock using vhdl mini pr

    Abstract: XC2V3000-BG728 ternary content addressable memory VHDL XC2V6000-ff1152 TRANSISTOR 841 toshiba smd marking code transistor land pattern BGA 0,50 XC2V3000-FG676 BT 342 project smd marking code mfw
    Text: Virtex-II Platform FPGA User Guide R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. ASYL, FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Spartan, Timing Wizard, TRACE, Virtex, XACT, XILINX, XC2064, XC3090, XC4005, XC5210, and XC-DS501 are registered trademarks of Xilinx, Inc.


    Original
    PDF XC2064, XC3090, XC4005, XC5210, XC-DS501 on digital code lock using vhdl mini pr XC2V3000-BG728 ternary content addressable memory VHDL XC2V6000-ff1152 TRANSISTOR 841 toshiba smd marking code transistor land pattern BGA 0,50 XC2V3000-FG676 BT 342 project smd marking code mfw

    17V16

    Abstract: XC17V04PC44I XC17V04VQ44I XC17V16 Series xilinx MARKING CODE PC44 SO20 VQ44 XC17V00 17V01
    Text: XC17V00 Series Configuration PROM R DS073 v1.0 July 26, 2000 8 Advance Product Specification Features Description • One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx FPGA devices • Simple interface to the FPGA; configurable to use a


    Original
    PDF XC17V00 DS073 17V16 17V16 17V08 17V04 17V02 17V01 44-pin XC17V04PC44I XC17V04VQ44I XC17V16 Series xilinx MARKING CODE PC44 SO20 VQ44 17V01

    18V01

    Abstract: 18V04 18V02 17V04 17V16 XCS10XL XCV100E XCV200E XCV300E XCV50E
    Text: PROMs Reference XC18V FPGA Configurations XC17V XC17S Xilinx offers a full range of configuration memory devices optimized for use with Xilinx FPGAs. Our PROM product lines are designed to meet the same stringent demands as our high-performance FPGAs, taking


    Original
    PDF XC18V XC17V XC17S XC18V00 XC18Vxx XC18V512 18V01 18V04 18V02 17V04 17V16 XCS10XL XCV100E XCV200E XCV300E XCV50E

    XCV2V4000

    Abstract: XCV2V6000 XC2V000 18V04 17V16 XCV2V3000 17V01 18V00 XCV2V1000
    Text: R Chapter 3 Configuration Summary 1 This chapter covers the following topics: • • • • • • • • • • Introduction 2 Configuration Solutions Master Serial Programming Mode Slave Serial Programming Mode 3 Master SelectMAP Programming Mode Slave SelectMAP Programming Mode


    Original
    PDF RS232 95/98/2000/NT UG002 XCV2V4000 XCV2V6000 XC2V000 18V04 17V16 XCV2V3000 17V01 18V00 XCV2V1000

    XCV2V2000

    Abstract: UG002 MultiLINX RAM 2112 256 word XC2V1000 XC2V1500 XC2V2000 XC2V250 XC2V3000 XC2V40
    Text: R Chapter 3 Configuration Summary 1 This chapter covers the following topics: • • • • • • • • • • Introduction 2 Configuration Solutions Master Serial Programming Mode Slave Serial Programming Mode 3 Master SelectMAP Programming Mode Slave SelectMAP Programming Mode


    Original
    PDF RS232 95/98/2000/NT UG002 XCV2V2000 UG002 MultiLINX RAM 2112 256 word XC2V1000 XC2V1500 XC2V2000 XC2V250 XC2V3000 XC2V40